

**MULTICHANNEL TRANSCEIVER OF DIGITAL  
SIGNALS OVER POWER LINES**

**Field of the Invention**

The present invention relates to data transmission systems, and, more particularly, to a digital signal transceiver for home applications, specially, though not exclusively, coupled to an electrical power distribution line.

**Background of the Invention**

Electric power distribution networks are widespread and are capillary like. These networks primarily transport and distribute electric energy, but the possibility of exploiting it also as a medium for data transmission is well known. Electrical mains can be advantageously used to establish communication with far away locations exploiting the fact that even remote rural users are reached by an electrical power line. It is also possible to avoid the cost of a dedicated line (e.g., a telephone line) for telecommunications.

Data transmission on electrical mains is possible since AC power is distributed with a well determined frequency. Signal modulation techniques permit the transmission of information on or about a certain carrier frequency that may advantageously be in a frequency band not occupied by other signals. It is

5           Data transmission on power lines may be a particularly efficient technique for controlling machines installed in a remote location, without being forced to install a dedicated telecommunication line. Because of the advantages provided by such a data  
0 transmission technique, transceivers for coupling to power lines have an increasing importance.

Generally, known transceivers do not directly interface with a microprocessor. Moreover, these transceivers require dedicated interface devices for coupling with the electrical mains to meet the requirements of the communication standards on the network, establishing access criterions, avoiding frequency bands reserved to electricity producers and frequency bands reserved for home applications. It would be desirable to have a fully integrated transceiver allowing the realization of a telecommunication station with the above mentioned characteristics, capable of supporting the remote managing of electrical loads connected to the electrical mains.

Often the conditions for using such a telecommunication system on electrical power lines are those of communicating with people at their homes, such

Usually a digital data transceiving station specifically uses a multichannel transceiver coupled through an appropriate interface to an electrical power distribution network. Also, the digital data transceiving station may generally comprise a modem interfaced with a microprocessor by way of a specific communication circuit between the modem and the microprocessor, commonly called a serial interface.

Bit Mode communication between the modem and the microprocessor does not introduce any data format because bits are transmitted immediately after the modem has decoded them. It is easy to understand that the Bit Mode has the advantage of being usable irrespective of any particular data format, but its drawback is that the rate of communication between the modem and the microprocessor is limited to that of the communication channel.

In contrast, in Packet Mode communication the rate of communication between the modem and the microprocessor can be greater than that over the

channel. However, it is not independent of the particular data format. Bit Mode communication ensures compatibility of the system irrespective of the data format used, but this approach imposes the use of a  
5 microprocessor having adequate computing capacities to interpret the bit stream received by the serial interface for its information content.

The technical alternative of establishing a Packet Mode communication between the modem and the  
10 microprocessor is advantageous because it ensures a faster communication and allows the use of a relatively low cost microprocessor for the same global performances of the station. However, it is usable only by operating with a certain predefined data  
15 format.

For example, if the protocol format has data in frames being transmitted with a preamble followed by a header and by a data field alternated with synchronization signals, formatting the preamble into  
20 packets would destroy its information content. If data were formatted in M bit words and the Packet Mode transmission forms packets of N bits, the microprocessor would be forced to process the received data to extract the original M bit words. This would  
25 waste the benefits of the greater communication speed that may be achieved with a Packet Mode transmission.

Therefore, there is a clear need and/or utility of having a digital data transceiver wherein communication between the modem and the microprocessor  
30 through the serial interface may switch back and forth between a Bit Mode and a Packet Mode during the time slot in which a single data frame is transmitted. This switching is done without any loss of data.

00600041-102700

Summary of the Invention

An object of the present invention is to provide a digital data transceiving station joining together in an optimal manner the advantages of a  
5 Packet Mode transmission with the advantages of a Bit Mode transmission, thus providing enhanced speed performances even using a relatively low cost microprocessor.

The transceiving station of the invention is  
10 characterized in that during the transmission of each single data frame between the modem and the microprocessor, the serial interface switches from a Packet Mode to a Bit Mode communication without losing data.

15 According to a preferred embodiment of the invention, the data transceiver of the invention is directly connectable to a coupling circuit to a line of a power distribution network via an integrated interface circuit. The modem produces an information  
20 of detection in a selected transmission band of a signal energy level greater than a pre-established threshold level. Preferably, the integrated data transceiver of the invention also comprises a circuit that detects the zero crossing of the power network  
25 voltage. This produces a logic signal that is input to the modem.

According to another aspect of the invention, the station is based on the use of a monolithically integrated multichannel transceiver of digital data to  
30 be connected to a line of a power distribution network. The transceiver comprises a modem having a register for data storage, and a circuit for controlling their integrity and for signaling the eventual corruption of at least one bit. A serial interface communicates with  
35 an external microprocessor. The transceiver further

002201-10200

includes an oscillator generating carrier frequencies that are fed to the modem, and a power line interface circuit coupled to the modem for driving an external circuit coupling with the power line. A circuit  
5 detects the zero-crossing of the network voltage and produces a logic signal that is fed to an input of the modem.

According to the present invention, the data transmission section of the serial interface of the  
10 transceiver includes a buffer and a logic circuit that processes the demodulated bit stream coming from the modem. The logic circuit is enabled by an enabling signal and functions with a clock having a frequency multiple of the demodulated bit stream frequency. The  
15 enabling signal and the multiple clock signal are both generated by a control logic circuit of the serial interface as a function of a command issued by an external microprocessor.

A multiplexer receives on a first input the  
20 nonformatted bit stream output by the modem and on a second input a packet reorganized data flow produced by the processing circuit. The same enabling signal of the processing circuit operates also the selection by the multiplexer, outputting towards the external  
25 microprocessor a bit stream (Bit Mode) as decoded by the modem or a flow of data organized in packets (Packet Mode) from the processing circuit.

#### **Brief Description of the Drawings**

The different aspects and advantages of the  
30 invention will be evidenced in the following description of embodiments of the invention and by referring to the attached drawings, wherein:

Figure 1 is a general block diagram of the

00509041 0320

integrated transceiver according to the present invention;

Figure 2 is a more detailed block diagram of certain blocks of the general diagram illustrated in Figure 1, according to an embodiment of the present invention;

Figure 3 is a block diagram of the serial interface of the integrated transceiver according to the present invention;

Figure 4a is a circuit diagram of the transmitting section of the serial interface of the transceiver according to the present invention;

Figure 4b is a timing of important signals of the transmitting section of the serial interface illustrated in Figure 4a;

Figure 5a illustrates a transceiving station coupled to a power distribution line according to the present invention;

Figure 5b illustrates a circuit according to the present invention for coupling the transceiver to a power network line.

#### **Detailed Description of the Preferred Embodiments**

The integrated transceiver of the invention is depicted schematically in Figure 1, and is formed by a digital modem MODEM which may be a frequency shift keying (FSK) modem, for example. A serial interface circuit SERIAL\_INTERFACE allows the modem to communicate external the integrated transceiver. The integrated transceiver further includes an oscillator OSCILLATOR providing carrier frequencies to the modem, a power interface PLI for driving an external coupling circuit to a line of the electrical power distribution network, and a zero-cross detector ZC of the network voltage.

Optionally, a monolithically integrated voltage regulator VREG is also present for powering other ICs that may be present in the transceiving station.

During a receiving phase, the signal derived  
5 from the power network line is received on the pin RAI, demodulated and made available on the pin DATA\_OUT. Optionally, the transceiver may produce on the pin CLR/T a clock signal for bit synchronization. The integrated transceiver provides on the pin BU  
10 information about the detection of an energy level greater than a fixed threshold, e.g., 80 dB $\mu$ V, in a selected frequency band. Such information allows the use of the communication channel on an electrical power line in the frequency band reserved to home  
15 applications.

According to the CENELEC EN 50065-1 rules defining the European criteria for access to such a telecommunication medium, it is prohibited to transmit in the frequency band reserved to home applications if  
20 on the channel there is a signal stronger than 80 dB $\mu$ V. By having the modem implementing this energy detection function in a selected band, realization of dedicated external circuitry for filtering and amplitude monitoring is avoided.

25 Another peculiarity of the integrated circuit of the invention is the fact that it integrates a circuit ZC that detects the zero-crossing of the network voltage by comparing a replica signal of the network voltage fed to the pin ZCIN. The zero-crossing  
30 information is produced on the pin ZCOUT, and in addition to making it available to the external world (microprocessor) it is input to the modem for synchronizing the transmission with the zero-crossing of the network voltage.

002207 " 106650



In this way, appliances connected to the electrical power network, besides receiving command data sent by the transceiver, receive also the information of the instant in which the network voltage is zero. Such information is useful to drive certain electric loads. Knowing the instant in which the network voltage is zero may be usefully exploited for determining the turn-on and turn-off instants of loads. This avoids voltage peaks on power switches. When there is not a need to synchronize the transmission with the zero-crossing of the network voltage, the transceiver may be programmed to ignore the relative signal on the ZCOUT mode.

A preferred embodiment of the integrated transceiver of the invention is depicted in Figure 2, wherein different blocks forming the modem are highlighted. In the illustrated example, the modem is an FSK type. The signal present on the pin RAI is demodulated by a receiver, such as a superheterodyne receiver, for example. The demodulated signal is fed to a CLOCK\_RECOVERY block.

The signal present on the pin RAI is filtered and made available after the band-pass filter on the pin RxFo. This provides a measure of the power of the signal in the selected band. The pin CD/PD of the transceiver of the invention has two functions. Through this pin the presence of a carrier in the selected channel (carrier detection) can be signaled independently of the amplitude of the carrier. This is for communicating the possibility that a message could be arriving. The detection threshold is determined by the modem sensitivity at the input pin RAI. The other function is to communicate that a bit stream is being received with the selected bit-rate (preamble detection).

00000000 102700

Upon recovering the clock signal, the block FSK\_DEMODULATOR provides the demodulated signal to the SERIAL\_INTERFACE block which outputs it on the pin DATA\_OUT. The SERIAL\_INTERFACE block conveys data from the FSK\_DEMODULATOR to the outside world and from the outside world to the FSK\_MODULATOR. This is done under the control of a signal TX/RX specifying which one of the two operations must be carried out.

Moreover, the transceiver is provided with a control register CONTROL\_REGISTER where the parameters necessary to the transceiver are stored. These parameters define the modem configuration. Because of the high electromagnetic noise that is normally present on the power line, the content of the CONTROL\_REGISTER is continuously monitored to ensure a reliable security margin on the integrity of the data stored in it. In case of corruption of the stored data, an alarm signal is produced on the pin REG\_OK.

Moreover, the CONTROL\_REGISTER is provided with a pin TIMEOUT to support the use of protocols that contemplate the interruption of the transmission at pre-established time intervals, as measured by the block TIMER. The CONTROL\_REGISTER can be externally programmed by way of the control signal REG\_DATA. Such a signal communicates to the SERIAL\_INTERFACE whether the signal DATA\_IN, coming from outside, is data to store in the CONTROL\_REGISTER or is data to be fed to the FSK\_MODULATOR. By programming the CONTROL\_REGISTER it is possible to make the information on preamble detection available on the pin CD/PD.

The signal produced by the FSK\_MODULATOR is filtered by a programmable band pass filter FILTER which reduces all undesired harmonic components to reduce the electromagnetic noise. The filtered signal is input to the power interface PLI by way of an

00500041 102700

The transmission carrier frequencies are derived from the oscillation of an external quartz coupled to the pins XTAL1 and XTAL2. The oscillation is kept resonant by an excitation circuit integrated in the device. Preferably, the excitation circuit includes a MOS stage operating below its threshold level to limit absorption. From the oscillator is derived a clock signal that is made available on the pin MCLK to drive an external microprocessor for optionally avoiding use of other resonators.

The signal RSTO can be conveniently used even to signal the presence of a voltage level, as produced by the regulator VREG, insufficient to make the transceiver station operate correctly. To this effect, 30 the voltage regulator VREG is provided with a pin PG on which the information of the presence of an output voltage of the regulator VREG greater than a minimum pre-established value is provided, such as 4 to 5 V, for example.

5

10

15

25

35

alternately the receiving section RX\_SECTION and the transmitting section TX\_SECTION, depends on an external command TX/RX. The signal BURST\_ENABLE and the clock signal BURST\_CLOCK are produced with a frequency multiple  
5 of the clock frequency of the bit stream, and is used by the BUFFER\_CONTROL\_UNIT and by the MULTIPLEXER to operate the mode selection.

Optionally, even a clock signal (CLR/T) relative to the selection of a data flow in the Bit  
10 Mode or in the Packet Mode can be output. In this case, the logic processing circuit BUFFER\_CONTROL\_UNIT feeds to other inputs of the MULTIPLEXER a third clock signal A formed by sequences of a pre-established number of pulses of the BURST\_CLOCK. These pulses are  
15 periodically generated at pre-established intervals and are applied to the clock of the input bit stream RECOVERED\_CLOCK.

The BURST\_ENABLE signal enables or disables the logic processing circuit BUFFER\_CONTROL\_UNIT and selects  
20 using the MULTIPLEXER the output data stream DATA\_OUT. This corresponds to the input bit stream (Bit Mode) RECOVERED\_DATA and optionally also the relative clock RECOVERED\_CLOCK on the CLR/T output, or to the BC stream of data organized in packets (Packet Mode) by the  
25 BUFFER\_CONTROL\_UNIT and optionally also the relative clock signal A on the CLR/T output.

An effective embodiment of the transmitting section TX\_SECTION of the serial interface is depicted in Figure 4a. The circuit is composed of a pair of  
30 shift registers SHIFT\_REGISTER\_1 and SHIFT\_REGISTER\_2, having the capacity equal to a bit length N of a packet. The two registers are paralleled, fed with the RECOVERED\_DATA bit stream and their outputs are coupled to respective inputs of the multiplexer MUX3. The two  
35 registers store and unload the bits forming a packet.

0060904 102700

Data storage is performed at a frequency equal to the bit stream frequency RECOVERED\_CLOCK, while the data unloading is performed at the multiplied frequency of the BURST\_CLOCK. A switching signal T, produced by the logic block TOGGLE, prevents the two registers SHIFT\_REGISTER\_1 and SHIFT\_REGISTER\_2 from performing the same operation at the same time. This insures that the multiplexer MUX3 coupled to the outputs of the registers coordinately selects the output of the register that is unloading the stored data. The signal T switches every N pulses of the RECOVERED\_CLOCK, making the input multiplexers MUX1 and MUX2 feed the respective shift register. One is in synchronization with the RECOVERED\_CLOCK and the other with a third clock signal A.

The modulus N first counter COUNTER\_1 enabled by the BURST\_ENABLE outputs a first end-computation signal C1 every N pulses of the RECOVERED\_CLOCK. The first end-computation signal C1 makes the signal T switch, and enables the modulus N counter COUNTER\_2 that produces a second end-computation signal C2 activated at the instant the counter is enabled for as long as N pulses of the BURST\_CLOCK have been counted. Upon counting N pulses, COUNTER\_2 disables the signal C2.

The third clock signal A is produced by performing a logic AND of the second end-computation signal C2 and of the BURST\_CLOCK. Therefore, the clock signal A corresponds to the period of sequences of N pulses of the BURST\_CLOCK repeating at each activation of the first end-computation signal C1.

Therefore, the multiplexers MUX1 and MUX2 are fed with a signal having N pulses of the BURST\_CLOCK at the instant in which one of the two registers is full. Using the switching signal T, the N pulses are input to

To output also the clock signal CLR/T wherein the bits are output as DATA\_OUT according to the selection operated between the Bit Mode and Packet Mode, it can be produced by a multiplexer MUX4 for outputting either the RECOVERED\_CLOCK or the third clock signal A. This depends on whether the signal BURST\_ENABLE establishes a Bit Mode or a Packet Mode transmission. An output multiplexer MUX5 outputs the bit stream DATA\_OUT in Packet Mode or in Bit Mode according to the selection operated by the signal BURST\_ENABLE.

The described architecture is just one among many according to the diagram of Figure 3. Other circuit approaches are possible. For example, a RAM memory or a circular register may be used instead of the pair of shift registers and by adapting the BUFFER\_CONTROL\_UNIT to produce the appropriate signals to manage the particular type of storages used.

The above described SERIAL\_INTERFACE allows switching between Bit Mode and Packet Mode data transmission to the microprocessor by just varying the BURST\_ENABLE signal during transmission of a data frame. This ability allows the transmission of the message to be sent exploiting both the versatility of a Bit Mode transmission and the superior speed of a Packet Mode transmission. A portion of the data frame may be transmitted in Bit Mode and the remaining portion in Packet Mode, and the two modes of transmission may alternate in whichever order without causing any bit loss while switching from one transmission mode to the other.

A timing diagram of the most important  
35 signals of the serial interface is depicted in Figure

5           The signal TX/RX switches for enabling the  
TX\_SECTION of the SERIAL\_INTERFACE. Given that it is not  
possible to transmit the bits belonging to the PREAMBLE  
and/or to the HEADER in Packet Mode because the  
information carried is in their bit-rate, the  
0 BURST\_ENABLE signal switches to transmit the PREAMBLE and  
the HEADER in Bit Mode and the data bits DATA in Packet  
Mode.

Switching from a transmission mode to the other is not the only possible switching scheme. It is possible to command any number of switchings from Packet Mode to Bit Mode and viceversa during the transmission of a single data frame FRAME. During transmission in Packet Mode, the clock signal CLR/T is idle in certain time intervals, allowing the reading of the signal DATA\_OUT only when the above mentioned sequences of N pulses of the BURST\_CLOCK are present. This is highlighted in the enlarged detail of Figure 4b, wherein the DATA\_OUT signal is read only when the CLR/T clock is not idle, and as depicted by way of an example in correspondence of its rising edge.

A sample scheme of a circuit of a transceiving station according to the present invention is depicted in Figure 5a. Substantially, the transceiving station is formed with the transceiver of Figure 2. Fundamentally, the receiving station comprises a digital modem coupled to a data transmission line, which in the example shown is a line of a power distribution network.

```

A microprocessor  $\mu$ P receives the data
35 demodulated by the modem in Packet Mode or in Bit Mode

```



through the interface circuit SERIAL\_INTERFACE that couples the modem to the microprocessor  $\mu$ P. The SERIAL\_INTERFACE changes the transmission mode to the microprocessor of the demodulated data from a Packet  
5 Mode to a Bit Mode during the transmission of each single data frame, without any bit loss during the switching from one mode to the other.

A suitable circuit to couple the transceiver of the invention to the electrical power line is  
10 depicted in Figure 5b. The station may be made able to control electric loads connected to the power line by using the frequency bands that are reserved for this function. The station monitors the presence in the selected band of an energy level greater than a certain  
15 pre-established maximum threshold and accesses the transmission channel only if such a pre-established threshold may be equal to 80 dB $\mu$ V. This meets the requirements of CENELEC EN 50065-1 rules that define the European standard in accessing electrical power  
20 lines for communications relative to home applications.

To improve the control of electric loads by avoiding undesired overvoltages on switches, the integrated transceiver of the invention includes a circuit ZC for detecting the zero-crossing of the  
25 network voltage.

002201-102200